

Nested EPT to Make Nested VMX Faster

Red Hat Author Gleb Natapov October 21, 2013



Section 1 Background









Physmem



















Shadow Paging (Cont.)

Slow!

- CR3 change traps to hypervisor
- Page table modification by a guest traps to hypervisor
- New address space creation (fork) requires new shadow page table to be created

Background 10



Shadow Paging (Cont.)





EPT Saves the Day

Two level paging in HW so shadow is not needed!

GVA ↓ Guest Page Table GPA ↓ Extended Page Table HPA Background 12



EPT Saves the Day (Cont.)

Guest manages its address space by itself



Section 2 What About Nested



Nested Guest is Running



What About Nested 15



Nested Guest is Running (Cont.)

But HW has only two levels!

What About Nested 16



Nested Guest is Running (Cont.)

Something has to be shadowed



Shadow on EPT



What About Nested 18



Shadow on EPT (Cont.)

Slow for all the same reasons as regular shadowing Plus each L2's #PF and CR3 access traps to L0 and forwarded to L1



Shadow on EPT (Cont.)

Slow for all the same reasons as regular shadowing Plus each L2's #PF and CR3 access traps to L0 and forwarded to L1



Nested EPT

Key observation

Guests are created/destroyed much less frequently than processes

What About Nested 21



Nested EPT (Cont.)

Why not shadow nGPA to HPA translation instead?



Nested EPT (Cont.)



What About Nested 23



Nested EPT (Cont.)

Nested guest manages its address space by itself



Section 3 Implementation





Good

KVM already has shadow paging code



Good (Cont.)

KVM shadow code understands all guest's paging modes

- 32-bit Paging
- PAE Paging
- IA-32e Paging



32-bit Paging

31 30 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13	12	11 10 9	8	7	6	5	4	3	2	1	0	
Address of page directory ¹			Ignored					P C D	PW T	Ignored			CR3	
Bits 31 22 of address of 4MB page frame	Reserved (must be 0)	Bits 39:32 of address ²	P A T	Ignored	G	1	D	A	P C D	PW T	U / S	R / W	1	PDE: 4MB page
Address of page table Ignored 0 I A C P V V / X Address of page table Ignored 0 I A C T S T S T S T S								R / W	1	PDE: page table				
Ignored D								٥	PDE: not present					
Address of 4KB page frame Ignored G P D A P PW I F Ignored G P D A P F S W									1	PTE: 4KB page				
Ignored Q							<u>0</u>	PTE: not present						



PAE Paging

6 (3 :	6 6 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	M-1 3 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2	11 109	8765	43	2 1	0	
	lgnored ²	Address of pa	Address of page-directory-pointer table					d	CR3
	Reserved ³	Address of page dire	Address of page directory					1	PDPTE: present
	Ignored							0	PDTPE: not present
X D 4	Reserved	Address of 2MB page frame	Reserved A T	lgn.	G <u>1</u> DA	P P CW D T	UR/ /sw	1	PDE: 2MB page
X D	X Reserved Address of page table Ign. 0 g A CWVS							1	PDE: page table
	Ignored								PDE: not present
X D	X Reserved Address of 4KB page frame Ign. G P D A PP U								PTE: 4KB page
Ignored									PTE: not present



IA-32e Paging

6 3	6 6 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	5 M ¹	M-1 3 3 3 2 1 0	2 2 2 2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3	1 1 1 2 1 0 9	8 7	65	43	2 1	0	
	Reserved ²	Reserved ² Address of PML4 table			lg	Ignored			y Ig	n.	CR3	
X D 3	Ignored	Rsvd.	Address	s of page-directory-p	ointer table	lgn.	Revo	l g A n	P F CV D T	vu f V/sv	۲ 1	PML4E: present
				Ignored							0	PML4E: not present
X D	Ignored	Rsvd.	Address of 1 GB page frame	Reser	ved	P A Ign. T	G <u>1</u>	DA	P F CV D 1	vu F Vsv	۲ 1	PDPTE: 1 GB page
X D	Ignored	Rsvd.	,	Address of page directory			0	l g A n	P F CV D T	vu F V/S	۲ <u>1</u>	PDPTE: page directory
				Ignored							0	PDTPE: not present
X D	Ignored	Rsvd.	Ada 2MB p	dress of age frame	Reserved	P A Ign. T	G1	DA	P F CV D 1	vu F V/S	۲ 1	PDE: 2MB page
X D	Ignored	Rsvd.		Address of page ta	ble	lgn.	0	l g A n	P F CV D T	vu F Vsv	1 V	PDE: page table
				Ignored							0	PDE: not present
X D	Ignored	Rsvd.	А	ddress of 4KB page	frame	lgn.	G A T	DA	P F CV D T	vu F Vsv	۲ 1	PTE: 4KB page
Ignored							0	PTE: not present				



What is Common?

- bit 0 Present
- bit 1 R/W
- bit 2 User
- bit 5 Accessed
- bit 6 Dirty
- bit 7 Large Page
- bit 63 Execute Disabled (PAE & IA-32e)



What is Different?

- PTE size (32bit vs 64bit)
- Number of page table levels



How Differences are Handled

- Shadow paging code is a template
- All differences are template parameters
- Template code is compiled for each paging mode
- vcpu->mmu is initialized according to current guest mode





Bad

EPT page table format is very different



EPT Page Table Format

6 3	6 6 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	5 M ¹	M-1 3 3 3 2 1 0	2 2 2 2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2	1 1 1 0 9	98	765	543	2	10	
	Reserved Address of EPT PML4 table			table	Rs	A EPT Rsvd. / PWL- D 1			EI F N	PT YS IT	EPTP ²	
	Ignored	Rsvd.	Address of	of EPT page-directory	-pointer table	lgn.	A	Rese	rved	XN	<u>NR</u>	PML4E: present
S ≥ °				Ignored						00	00	PML4E: not present
S V E	Ignored	Rsvd.	Physical address of 1 GB page	Rese	erved	lgn. [DA	1 A T	ept Mt	<u>x</u> ۱	<u>NR</u>	PDPTE: 1 GB page
	Ignored	Rsvd.	Ad	Address of EPT page directory Ign. A 0 Rsv				svd.	<u>×۱</u>	٧R	PDPTE: page directory	
S V E				Ignored						00	0	PDTPE: not present
S V E	Ignored	Rsvd.	Physic of 2	cal address MB page	Reserved	lgn. [DA	1 A T	ept Mt	<u>x</u> v	<u>N R</u>	PDE 2MB page
	Ignored	Rsvd.	,	Address of EPT page table Ign. A 0 Rsvd.				<u>×</u> \	<u>VR</u>	PDE: page table		
S V E		Ignored							00	0	PDE: not present	
S V E	Ignored	Rsvd.	Physical address of 4KB page Ign. D A g A MT					<u>x</u>	VR	PTE: 4KB page		
S V E	S Ignored								00	0	PTE: not present	



Find the Differences

Bit	Regular Paging	EPT
0	present	readable
1	writable	writable
2	user	executable
5	accessed	memory type
6	dirty	ignore pat
7	large page	large page
8	ignored	accessed
9	ignored	dirty
63	XD	Suppress #VE



Step One: Make PTE handling parameterizable

- Reserved bits
- Present
- Dirty
- Accessed
- Permission



Step Two: Teaching Shadow About EPT

Implementation 38



Step Three: Switch to Shadow EPT

On nested guest entry switch vcpu->mmu to EPT



But...

KVM uses vcpu->mmu for two purposes:

- Virtualize guests memory
- Translate GVA to GPA during instruction emulation



But... (Cont.)

What if L0 wants to emulate L2's instruction? It needs to translate an address from nGVA to GPA EPT vcpu->mmu translates from nGPA to GPA



But... (Cont.)

What if L0 wants to emulate L2's instruction? It needs to translate an address from nGVA to GPA EPT vopu->mmu translates from nGPA to GPA



But... (Cont.)

What if L0 wants to emulate L2's instruction? It needs to translate an address from nGVA to GPA EPT vcpu->mmu translates from nGPA to GPA



Solution

Nested MMU

- Pointed to by vcpu->nested_mmu
- Translates nested guest's address twice:
 nGVA→nGPA
 nGPA→GPA



Numbers

Kernel compile

Shadow-on-EPT: 33m22s Nested EPT: 9m46s



The end.

Thanks for listening.